View 93LC86CT-ISNA22_8440548.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2003-2012 microchip technology inc. ds21797l-page 1 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c device selection table features: low-power cmos technology org pin to select word size for 86c version 2048 x 8-bit organization a devices (no org) 1024 x 16-bit organization b devices (no org) program enable pin to write-protect the entire array (86c version only) self-timed erase/write cycles (including auto-erase) automatic erase all (eral) before write all (wral) power-on/off data protection circuitry industry standard 3-wire serial i/o device status signal (ready/ busy ) sequential read function 1,000,000 e/w cycles data retention > 200 years pb-free and rohs compliant temperature ranges supported: pin function table description: the microchip technology inc. 93xx86a/b/c devices are 16k bit low-voltage serial electrically erasable proms (eeprom). word-selectable devices such as the 93xx86c are dependent upon external logic levels driving the org pin to set word size. the 93xx86a devices provide dedicated 8-bit memory organization, while the 93xx86b devices provide dedicated 16-bit memory organization. a program enable (pe) pin allows the user to write-protect the entire memory array. advanced cmos technology makes these devices ideal for low-power, nonvolatile memory applications. the entire 93xx series is available in standard packages including 8-lead pdip and soic, and advanced packaging including 8-lead msop, 6-lead sot-23, 8-lead 2x3 dfn/tdfn and 8- lead tssop. all packages are pb-free (matte tin) finish. part number v cc range org pin pe pin word size temp ranges packages 93aa86a 1.8-5.5 no no 8-bit i p, sn, st, ms, ot 93aa86b 1.8-5-5 no no 16-bit i p, sn, st, ms, ot 93lc86a 2.5-5.5 no no 8-bit i, e p, sn, st, ms, ot 93lc86b 2.5-5.5 no no 16-bit i, e p, sn, st, ms, ot 93c86a 4.5-5.5 no no 8-bit i, e p, sn, st, ms, ot 93c86b 4.5-5.5 no no 16-bit i, e p, sn, st, ms, ot 93aa86c 1.8-5.5 yes yes 8- or 16-bit i p, sn, st, ms, mc, mn 93lc86c 2.5-5.5 yes yes 8- or 16-bit i, e p, sn, st, ms, mc, mn 93c86c 4.5-5.5 yes yes 8- or 16-bit i, e p, sn, st, ms, mc, mn - industrial (i) -40c to +85c - automotive (e)-40c to +125c name function cs chip select clk serial data clock di serial data input do serial data output v ss ground pe program enable C 93xx86c only org memory configuration C 93xx86c only v cc power supply 16k microwire compat ible serial eeprom downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 2 ? 2003-2012 microchip technology inc. package types (not to scale) cs clk di do 12 3 4 87 6 5 v cc pe (1) org (1) v ss pdip/soic (p, sn) tssop/msop cs clk di do 12 3 4 87 6 5 v cc pe (1) org (1) v ss (st, ms) sot-23 do v ss di 12 3 65 4 v cc cs clk (ot) dfn/tdfn cs clk di do pe org v ss v cc 87 6 5 1 2 3 4 (mc, mn) note 1: 93xx86c only. downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 3 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c 1.0 electrical characteristics absolute maximum ratings (?) v cc ............................................................................................................................... ..............................................7.0v all inputs and outputs w.r.t. v ss ..........................................................................................................-0.6v to v cc +1.0v storage temperature ............................................................................................................ ...................-65c to +150c ambient temperature with power applied......................................................................................... .......-40c to +125c esd protection on all pins ???????????????????????????????????????????????????????????????????????????????????????????????????? ??????????????????????????????????????????????????? 4kv table 1-1: dc characteristics note: ? notice: stresses above those listed under absolute maximum ratings may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. all parameters apply over the specified ranges unless otherwise noted. industrial (i): t a = -40c to +85c, v cc = +1.8v to 5.5v automotive (e): t a = -40c to +125c, v cc = +2.5v to 5.5v param. no. symbol parameter min. typ. max. units conditions d1 v ih 1 v ih 2 high-level input voltage 2.0 0.7 v cc v cc +1 v cc +1 vv v cc ?? 2.7v v cc < 2.7v d2 v il 1 v il 2 low-level input voltage -0.3 -0.3 0.8 0.2 v cc vv v cc ?? 2.7v v cc < 2.7v d3 v ol 1 v ol 2 low-level output voltage 0.4 0.2 vv i ol = 2.1 ma, v cc = 4.5v i ol = 100 ? a, v cc = 2.5v d4 v oh 1 v oh 2 high-level output voltage 2.4 v cc - 0.2 vv i oh = -400 ? a, v cc = 4.5v i oh = -100 ? a, v cc = 2.5v d5 i li input leakage current 1 ? av in = v ss or v cc d6 i lo output leakage current 1 ? av out = v ss or v cc d7 c in , c out pin capacitance (all inputs/ outputs) 7 p fv in /v out = 0v (note 1) t a = 25c, f clk = 1 mhz d8 i cc write write current 500 3 ma ? a f clk = 3 mhz, v cc = 5.5v f clk = 2 mhz, v cc = 2.5v d9 i cc read read current 100 1 500 ma ? a ? a f clk = 3 mhz, v cc = 5.5v f clk = 2 mhz, v cc = 3.0v f clk = 2 mhz, v cc = 2.5v d10 i ccs standby current 15 ? a ? a i C temp e C temp clk = cs = 0v org = di pe = v ss or v cc (note 2) (note 3) d11 v por v cc voltage detect 1.5 3.8 vv (note 1) 93aa86a/b/c, 93lc86a/b/c 93c86a/b/c note 1: this parameter is periodically sampled and not 100% tested. 2: org and pe pin not available on a or b versions. 3: ready/ busy status must be cleared from do; see section 3.4 ?data out (do)? . downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 4 ? 2003-2012 microchip technology inc. table 1-2: ac characteristics all parameters apply over the specified ranges unless otherwise noted. industrial (i): t a = -40c to +85c, v cc = +1.8v to 5.5v automotive (e): t a = -40c to +125c, v cc = +2.5v to 5.5v param. no. symbol parameter min. max. units conditions a1 f clk clock frequency 3 21 mhz mhz mhz 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a2 t ckh clock high time 200 250 450 n s nsns 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a3 t ckl clock low time 100 200 450 n s nsns 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a4 t css chip select setup time 50 100 250 n s nsns 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a5 t csh chip select hold time 0 ns 1.8v ?? v cc < 5.5v a6 t csl chip select low time 250 ns 1.8v ?? v cc < 5.5v a7 t dis data input setup time 50 100 250 n s nsns 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a8 t dih data input hold time 50 100 250 n s nsns 4.5v ?? v cc < 5.5v 2.5v ?? v cc < 4.5v 1.8v ?? v cc < 2.5v a9 t pd data output delay time 100 250 400 nsns ns 4.5v ?? v cc < 5.5v, cl = 100 pf 2.5v ?? v cc < 4.5v, cl = 100 pf 1.8v ?? v cc < 2.5v, cl = 100 pf a10 t cz data output disable time 100 200 nsns 4.5v ?? v cc < 5.5v, (note 1) 1.8v ?? v cc < 4.5v, (note 1) a11 t sv status valid time 200 300 500 nsns ns 4.5v ?? v cc < 5.5v, cl = 100 pf 2.5v ?? v cc < 4.5v, cl = 100 pf 1.8v ?? v cc < 2.5v, cl = 100 pf a12 t wc program cycle time 5 ms erase/write mode (aa and lc versions) a13 t wc 2 ms erase/write mode (93c versions) a14 t ec 6 ms eral mode, 4.5v ?? v cc ?? 5.5v a15 t wl 15 ms wral mode, 4.5v ?? v cc ?? 5.5v a16 endurance 1m cycles 25c, v cc = 5.0v, (note 2) note 1: this parameter is periodically sampled and not 100% tested. 2: this application is not tested but ensured by characterization. for endurance estimates in a specific application, please consult the total endurance? model, which may be obtained from microchips web site at www.microchip.com. downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 5 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c figure 1-1: synchronous data timing table 1-3: instruction set for x16 organization (93xx86b or 93xx86c with org = 1 ) table 1-4: instruction set for x8 organiza tion (93xx86a or 93xx86c with org = 0 ) instruction sb opcode address data in data out req. clk cycles read 1 10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 d15-d0 29 ewen 1 00 11xxxxxxxx highz 13 erase 1 11 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 (rdy/ bsy )1 3 eral 1 00 10xxxxxxxx (rdy/ bsy )1 3 write 1 01 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 d15-d0 (rdy/ bsy )2 9 wral 1 00 01xxxxxxxx d15-d0 (rdy/ bsy )2 9 ewds 1 00 00xxxxxxxx h i g h - z 1 3 instruction sb opcode address data in data out req. clk cycles read 1 10 a10 a9a8a7a6a5a4a3a2a1a0 d7-d0 22 ewen 1 00 1 1xxxxxxxxx h i g h - z 1 4 erase 1 11 a10 a9a8a7a6a5a4a3a2a1a0 (rdy/ bsy )1 4 eral 1 00 1 0xxxxxxxxx ( r d y / bsy )1 4 write 1 01 a10 a9a8a7a6a5a4a3a2a1a0 d7-d0 (rdy/ bsy )2 2 wral 1 00 0 1xxxxxxxxx d7-d0 (rdy/ bsy )2 2 ewds 1 00 0 0xxxxxxxxx h i g h - z 1 4 cs v ih v il v ih v il v ih v il v oh v ol v oh v ol clk di do (read) do (program) t css t dis t ckh t ckl t dih t pd t csh t pd t cz status valid t sv t cz note: t sv is relative to cs. downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 6 ? 2003-2012 microchip technology inc. 2.0 functional description when the org pin (93xx86c) is connected to v cc , the (x16) organization is selected. when it is connected to ground, the (x8) organization is selected. instruc- tions, addresses and write data are clocked into the di pin on the rising edge of the clock (clk). the do pin is normally held in a high-z state except when reading data from the device, or when checking the ready/ busy status during a programming operation. the ready/ busy status can be verified during an erase/ write operation by polling the do pin; do low indicates that programming is still in progress, while do high indicates the device is ready. do will enter the high-z state on the falling edge of cs. 2.1 start condition the start bit is detected by the device if cs and di are both high with respect to the positive edge of clk for the first time. before a start condition is detected, cs, clk and di may change in any combination (except to that of a start condition), without resulting in any device operation (read, write, erase, ewen, ewds, eral or wral). as soon as cs is high, the device is no longer in standby mode. an instruction following a start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in. 2.2 data in/data out (di/do) it is possible to connect the data in and data out pins together. however, with this configuration it is possible for a bus conflict to occur during the dummy zero that precedes the read operation, if a0 is a logic high level. under such a condition the voltage level seen at data out is undefined and will depend upon the relative impedances of data out and the signal source driving a0. the higher the current sourcing capability of the driver, the higher the voltage at the data out pin. in order to limit this current, a resistor should be connected between di and do. 2.3 data protection all modes of operation are inhibited when v cc is below a typical voltage of 1.5v for 93aa and 93lc devices or 3.8v for 93c devices. the ewen and ewds commands give additional protection against accidentally programming during normal operation. after power-up the device is automatically in the ewds mode. therefore, an ewen instruction must be performed before the initial erase or write instruction can be executed. block diagram note: when preparing to transmit an instruction, either the clk or di signal levels must be at a logic low as cs is toggled active high. note: for added protection, an ewds command should be performed after every write operation and an external 10 k ? pull- down protection resistor should be added to the cs pin. note: to prevent accidental writes to the array in the 93xx86c devices, set the pe pin to a logic low. memory array data register mode decode logic clock register address decoder address counter output buffer do di org* cs clk v cc v ss pe* *org and pe inputs are not available on a/b devices. downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 7 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c 2.4 erase the erase instruction forces all data bits of the specified address to the logical 1 state. the rising edge of clk before the last address bit initiates the write cycle. the do pin indicates the ready/ busy status of the device if cs is brought high after a minimum of 250 ns low (t csl ). do at logical 0 indicates that programming is still in progress. do at logical 1 indicates that the register at the specified address has been erased and the device is ready for another instruction. figure 2-1: erase timing 2.5 erase all (eral) the erase all ( eral ) instruction will erase the entire memory array to the logical 1 state. the eral cycle is identical to the erase cycle, except for the different opcode. the eral cycle is completely self-timed. the rising edge of clk before the last data bit initiates the write cycle. clocking of the clk pin is not necessary after the device has entered the eral cycle. the do pin indicates the ready/ busy status of the device, if cs is brought high after a minimum of 250 ns low (t csl ). v cc must be ? 4.5v for proper operation of eral. figure 2-2: eral timing note: after the erase cycle is complete, issuing a start bit and then taking cs low will clear the ready/ busy status from do. cs clk di do t csl check status 111 a n a n -1 a n -2 a0 t sv t cz b usy ready high-z t wc high-z note: after the eral command is complete, issuing a start bit and then taking cs low will clear the ready/ busy status from do. cs clk di do t csl check status 100 10x x t sv t cz busy ready high-z t ec high-z downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 8 ? 2003-2012 microchip technology inc. 2.6 erase/write disable and enable (ewds/ewen) the 93xx86a/b/c powers up in the erase/write disable ( ewds ) state. all programming modes must be preceded by an erase/write enable ( ewen ) instruction. once the ewen instruction is executed, programming remains enabled until an ewds instruction is executed or v cc is removed from the device. to protect against accidental data disturbance, the ewds instruction can be used to disable all erase/write functions and should follow all programming operations. execution of a read instruction is independent of both the ewen and ewds instructions. figure 2-3: ewds timing figure 2-4: ewen timing 2.7 read the read instruction outputs the serial data of the addressed memory location on the do pin. a dummy zero bit precedes the 8-bit (if org pin is low or a-version devices) or 16-bit (if org pin is high or b-version devices) output string. the output data bits will toggle on the rising edge of the clk and are stable after the specified time delay (t pd ). sequential read is possible when cs is held high. the memory data will automatically cycle to the next register and output sequentially. figure 2-5: read timing cs clk di 1 00 0 0 x x t csl 1 x cs clk di 00 11 x t csl cs clk di do 110 a n a0 high-z 0 dx d0 dx d0 dx d0 downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 9 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c 2.8 write the write instruction is followed by 8 bits (if org is low or a-version devices) or 16 bits (if org pin is high or b-version devices) of data which are written into the specified address. the self-timed auto-erase and programming cycle is initiated by the rising edge of clk on the last data bit. the do pin indicates the ready/ busy status of the device, if cs is brought high after a minimum of 250 ns low (t csl ). do at logical 0 indicates that programming is still in progress. do at logical 1 indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. figure 2-6: write timing note: the write sequence requires a logic high signal on the pe pin prior to the rising edge of the last data bit. note: after the write cycle is complete, issuing a start bit and then taking cs low will clear the ready/ busy status from do cs clk di do 1 0 1 a n a0 dx d0 busy ready high-z high-z t wc t csl t cz t sv downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 10 ? 2003-2012 microchip technology inc. 2.9 write all (wral) the write all ( wral ) instruction will write the entire memory array with the data specified in the command. the self-timed auto-erase and programming cycle is initiated by the rising edge of clk on the last data bit. clocking of the clk pin is not necessary after the device has entered the wral cycle. the wral command does include an automatic eral cycle for the device. therefore, the wral instruction does not require an eral instruction, but the chip must be in the ewen status. the do pin indicates the ready/ busy status of the device if cs is brought high after a minimum of 250 ns low (t csl ). v cc must be ? 4.5v for proper operation of wral. figure 2-7: wral timing note: the write sequence requires a logic high signal on the pe pin prior to the rising edge of the last data bit. note: after the write all cycle is complete, issuing a start bit and then taking cs low will clear the ready/ busy status from do. cs clk di do h igh -z 100 01 x x dx d0 high-z busy ready t wl t csl t sv t cz downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 11 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c 3.0 pin descriptions table 3-1: pin descriptions 3.1 chip select (cs) a high level selects the device; a low level deselects the device and forces it into standby mode. however, a programming cycle which is already in progress will be completed, regardless of the chip select (cs) input signal. if cs is brought low during a program cycle, the device will go into standby mode as soon as the programming cycle is completed. cs must be low for 250 ns minimum (t csl ) between consecutive instructions. if cs is low, the internal control logic is held in a reset status. 3.2 serial clock (clk) the serial clock is used to synchronize the communi- cation between a master device and the 93xx series device. opcodes, address and data bits are clocked in on the positive edge of clk. data bits are also clocked out on the positive edge of clk. clk can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to clock high time (t ckh ) and clock low time (t ckl ). this gives the controlling master freedom in preparing opcode, address and data. clk is a don't care if cs is low (device deselected). if cs is high, but the start condition has not been detected (di = 0 ), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a start condition). clk cycles are not required during the self-timed write (i.e., auto erase/write) cycle. after detection of a start condition the specified number of clock cycles (respectively low-to-high transitions of clk) must be provided. these clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. clk and di then become don't care inputs waiting for a new start condition to be detected. 3.3 data in (di) data in (di) is used to clock in a start bit, opcode, address and data, synchronously with the clk input. 3.4 data out (do) data out (do) is used in the read mode to output data synchronously with the clk input (t pd after the positive edge of clk). this pin also provides ready/ busy status information during erase and write cycles. ready/ busy status information is available on the do pin if cs is brought high after being low for minimum chip select low time (t csl ), and an erase or write operation has been initiated. the status signal is not available on do if cs is held low during the entire erase or write cycle. in this case, do is in the high-z mode. if status is checked after the erase/write cycle, the data line will be high to indicate the device is ready. 3.5 organization (org) when the org pin is connected to v cc or logic high, the (x16) memory organization is selected. when the org pin is tied to v ss or logic low, the (x8) memory organization is selected. for proper operation, org must be tied to a valid logic level. 93xx86a devices are always (x8) organization and 93xx86b devices are always (x16) organization. name pdip soic tssop msop dfn (1) tdfn (1) sot-23 function cs 1 1 1 1 1 1 5 chip select clk 2 2 2 2 2 2 4 serial clock di 3 3 3 3 3 3 3 data in do 4 4 4 4 4 4 1 data out v ss 5 5 5 5 5 5 2 ground org 6 6 6 6 6 6 organization/93xx86c only pe 7 7 7 7 7 7 program enable/93xx86c only v cc 8 8 8 8 8 8 6 power supply note 1: the exposed pad on the dfn/tdfn package may be connected to vss or left floating. note: after a programming cycle is complete, issuing a start bit and then taking cs low will clear the ready/ busy status from do. downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 12 ? 2003-2012 microchip technology inc. 3.6 program enable (pe) this pin allows the user to enable or disable the ability to write data to the memory array. if the pe pin is tied to v cc , the device can be programmed. if the pe pin is tied to v ss , programming will be inhibited. this pin cannot be floated, it must be tied to v cc or v ss . pe is not available on 93xx86a or 93xx86b. on those devices, programming is always enabled. downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 13 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c 4.0 packaging information 4.1 package marking information example: 6-lead sot-23 8-lead msop (150 mil) example: xxxxxxt ywwnnn 3l86ci 5281l7 xxnn 5el7 t/xxxnnn xxxxxxxx yyww 8-lead pdip 8-lead soic xxxxyyww xxxxxxxt nnn xxxx tyww 8-lead tssop nnn i/p 1l7 93lc86c 0528 example: example: sn 0528 93lc86ci 1l7 1l7 l86c i528 example: 3 e 3 e 8-lead 2x3 dfn 3e4 528 l7 example: xxx yww nn 8-lead 2x3 tdfn ee4 528 l7 example: xxx yww nn downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 14 ? 2003-2012 microchip technology inc. part number 1st line marking codes tssop msop sot-23 dfn tdfn i temp. e temp. i temp. e temp. i temp. e temp. 93aa86a a86a 3a86at 5bnn 93aa86b a86b 3a86bt 5lnn 93aa86c a86c 3a86ct 3e1 ee1 93lc86a l86a 3l86at 5enn 5fnn 93lc86b l86b 3l86bt 5pnn 5rnn 93lc86c l86c 3l86ct 3e4 ee4 ee5 93c86a c86a 3c86at 5hnn 5jnn 93c86b c86b 3c86bt 5tnn 5unn 93c86c c86c 3c86ct 3e7 ee7 ee8 note: t = temperature grade (i, e) nn = alphanumeric traceability code legend: xx...x part number or part number code t temperature (i, e) y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week 01) nnn alphanumeric traceability code (2 characters for small packages) pb-free jedec designator for matte tin (sn) note : for very small packages with no room for the pb-free jedec designator , the marking will only appear on the outer carton or reel label. note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 3 e 3 e downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 15 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 16 ? 2003-2012 microchip technology inc. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 17 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 18 ? 2003-2012 microchip technology inc. b e 4 n e1 pin 1 id by laser mark d 1 2 3 e e1 a a1 a2 c l l1 downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 19 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 20 ? 2003-2012 microchip technology inc. n e1 note 1 d 12 3 a a1 a2 l b1 b e e eb c downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 21 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 22 ? 2003-2012 microchip technology inc. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 23 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 24 ? 2003-2012 microchip technology inc. d n e e1 note 1 12 b e c a a1 a2 l1 l downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 25 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 26 ? 2003-2012 microchip technology inc. d n e note 1 1 2 exposed pad note 1 2 1 d2 k l e2 n e b a3 a1 a note 2 bottom view top view downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 27 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 28 ? 2003-2012 microchip technology inc. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 29 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 30 ? 2003-2012 microchip technology inc. downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 31 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c appendix a: revision history revision a (5/2003) initial release. revision b (7/2003) revised dc char. param. d8; revised figures 2.1, 2.2, 2.6, 2.7; revised section 3.6; revised product id system. revision c (12/2003) corrections to section 1.0, electrical characteristics. section 4.1, 6-lead sot-23 package to ot. revision d (2/2004) corrections to device selection table, table 1-1, table 1-2, section 2.4, section 2.5, section 2.8 and section 2.9. added note to figure 2-7. revision e (3/2005) added dfn package. revision f (4/2005) added notes throughout. revision g (1/2006) revised note in sections 2.8 and 2.9. replaced dfn package drawing. revision h (10/2007) added sn package to device selection table; revised pin function table; revised package types; revised table 3-1; replaced package drawings; revised product id system. revision j (5/2008) revised figures 2-1, 2-2, 2-6 and 2-7; revised package marking information; replaced package drawings. revision k (1/2012) added tdfn package; revised product id system. revision l (04/2012) revised device selection table; added note 1 to package types diagram; revised marking code table; revised product id system. downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 32 ? 2003-2012 microchip technology inc. notes: downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 33 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c the microchip web site microchip provides online support via our www site at www.microchip.com . this web site is used as a means to make files and information easily available to customers. accessible by using your favorite internet browser, the web site contains the following information: product support C data sheets and errata, application notes and sample programs, design resources, users guides and hardware support documents, latest software releases and archived software general technical support C frequently asked questions (faq), technical support requests, online discussion groups, microchip consultant program member listing business of microchip C product selector and ordering guides, latest microchip press releases, listing of seminars and events, listings of microchip sales offices, distributors and factory representatives customer change notification service microchips customer notification service helps keep customers current on microchip products. subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. to register, access the microchip web site at www.microchip.com . under support, click on customer change notification and follow the registration instructions. customer support users of microchip products can receive assistance through several channels: distributor or representative local sales office field application engineer (fae) technical support development systems information line customers should contact their distributor, representative or field application engineer (fae) for support. local sales offices are also available to help customers. a listing of sales offices and locations is included in the back of this document. technical support is available through the web site at: http://microchip.com/support downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 34 ? 2003-2012 microchip technology inc. reader response it is our intention to provide you with the best documentation possible to ensure successful use of your microchip product. if you wish to provide your comments on organization, clarity, subject matter, and ways in whic h our documentation can better serve you, please fax your comments to the technical publications manager at (480) 792-4150. please list the following information, and use this outline to provide us with your comments about this docume nt. to: technical publications manager re: reader response total pages sent ________ from: name company address city / state / zip / country telephone: (_______) _________ - _________ application (optional): would you like a reply? y n device: literature number: questions: fax: (______) _________ - _________ ds21797l 93aa86a/b/c, 93lc86a /b/c, 93c86a/b/c 1. what are the best features of this document? 2. how does this document meet your hardware and software development needs? 3. do you find the organization of this document easy to follow? if not, why? 4. what additions to the document do you think would enhance the structure and subject? 5. what deletions from the document could be made without affecting the overall usefulness? 6. is there any incorrect or misleading information (what and where)? 7. how would you improve this document? downloaded from: http:///
? 2003-2012 microchip technology inc. ds21797l-page 35 93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c product identification system to order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office . device: 93aa86a: 16k 1.8v microwire serial eeprom (x8) 93aa86b: 16k 1.8v microwire serial eeprom (x16) 93aa86c: 16k 1.8v microwire serial eeprom w/org 93lc86a: 16k 2.5v microwire serial eeprom (x8) 93lc86b: 16k 2.5v microwire serial eeprom (x16) 93lc86c: 16k 2.5v microwire serial eeprom w/org 93c86a: 16k 5.0v microwire serial eeprom (x8) 93c86b: 16k 5.0v microwire serial eeprom (x16) 93c86c: 16k 5.0v microwire serial eeprom w/org tape & reel: blank = standard packaging t=t a p e & r e e l temperature range: i = -40c to +85c e = -40c to +125c package: ms = plastic msop (micro small outline, 8-lead) ot = plastic sot-23, 6-lead (tape & reel only) p = plastic dip (300 mil body), 8-lead sn = plastic soic (3.90 mm body), 8-lead st = plastic tssop (4.4 mm body), 8-lead mc = plastic dfn (2x3x0.90 mm body), 8-lead mny (1) = plastic tdfn (2x3x0.75 mm body), 8-lead (tape & reel only) examples: a) 93aa86c-i/p: 16k, 2048x8 or 1024x16 serial eeprom, pdip package, 1.8v b) 93aa86at-i/ot: 16k, 2048x8 serial eeprom, sot-23 package, tape and reel, 1.8v c) 93aa86ct-i/ms: 16k, 2048x8 or 1024x16 serial eeprom, msop package, tape and reel, 1.8v a) 93lc86c-i/st: 16k, 2048x8, 1024x16 serial eeprom, tssop package, 2.5v b) 93lc86bt-i/ot: 16k, 1024x16 serial eeprom, sot-23 package, tape and reel, 2.5v c) 93lc86ct-e/mny: 16k, 2048x8 or 1024x16 serial eeprom, automotive temp, tdfn package, tape and reel, 2.5v a) 93c86c-i/ms: 16k, 2048x8 or 1024x16 serial eeprom, msop package, 5.0v b) 93c86at-i/ot: 16k, 2048x8 serial eeprom, sot-23 package, tape and reel, 5.0v part no. x /xx package temperature range device x tape & reel note 1: y indicates a nickel palladium gold (nipdau) finish. downloaded from: http:///
93aa86a/b/c, 93lc86a/b/c, 93c86a/b/c ds21797l-page 36 ? 2003-2012 microchip technology inc. notes: downloaded from: http:///
? 2012 microchip technology inc. ds21797l-page 37 information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safety applications is entirely at the buyers risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, implicitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, dspic, k ee l oq , k ee l oq logo, mplab, pic, picmicro, picstart, pic 32 logo, rfpic and uni/o are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. filterlab, hampshire, hi-tech c, linear active thermistor, mxdev, mxlab, seeval and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, application maestro, chipkit, chipkit logo, codeguard, dspicdem, dspicdem.net, dspicworks, dsspeak, ecan, economonitor, fansense, hi-tide, in-circuit serial programming, icsp, mindi, miwi, mpasm, mplab certified logo, mplib, mplink, mtouch, omniscient code generation, picc, picc-18, picdem, picdem.net, pickit, pictail, real ice, rflab, select mode, total endurance, tsharc, uniwindriver, wiperlock and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of microchip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2012, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. isbn: 9781620762165 note the following details of the code protection feature on microchip devices: microchip products meet the specification cont ained in their particular microchip data sheet. microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip products in a manner outside the operating specif ications contained in microchips data sheets. most likely, the person doing so is engaged in theft of intellectual property. microchip is willing to work with the customer who is concerned about the integrity of their code. neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as unbreakable. code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchips code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona; gresham, oregon and design centers in california and india. the company?s quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory an d analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified. quality management s ystem certified by dnv == iso/ts 16949 == downloaded from: http:///
ds21797l-page 38 ? 2003-2012 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://www.microchip.com/ support web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 cleveland independence, oh tel: 216-447-0464 fax: 216-447-0643 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 indianapolis noblesville, in tel: 317-773-8323 fax: 317-773-5453 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 santa clara santa clara, ca tel: 408-961-6444 fax: 408-961-6445 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway harbour city, kowloon hong kong tel: 852-2401-1200 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8569-7000 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - chongqing tel: 86-23-8980-9588 fax: 86-23-8980-9500 china - hangzhou tel: 86-571-2819-3187 fax: 86-571-2819-3189 china - hong kong sar tel: 852-2401-1200 fax: 852-2401-3431 china - nanjing tel: 86-25-8473-2460 fax: 86-25-8473-2470 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8203-2660 fax: 86-755-8203-1760 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7252 fax: 86-29-8833-7256 china - xiamen tel: 86-592-2388138 fax: 86-592-2388130 china - zhuhai tel: 86-756-3210040 fax: 86-756-3210049 asia/pacific india - bangalore tel: 91-80-3090-4444 fax: 91-80-3090-4123 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - osaka tel: 81-66-152-7160 fax: 81-66-152-9310 japan - yokohama tel: 81-45-471- 6166 fax: 81-45-471-6122 korea - daegu tel: 82-53-744-4301 fax: 82-53-744-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - kuala lumpur tel: 60-3-6201-9857 fax: 60-3-6201-9859 malaysia - penang tel: 60-4-227-8870 fax: 60-4-227-4068 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-5778-366 fax: 886-3-5770-955 taiwan - kaohsiung tel: 886-7-536-4818 fax: 886-7-330-9305 taiwan - taipei tel: 886-2-2500-6610 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 worldwide sales and service 11/29/11 downloaded from: http:///

▲Up To Search▲

Price & Availability of 93LC86CT-ISNA22

	To Download 93LC86CT-ISNA22 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .